



Sheet 2 of 16



F16.2




Inventor(s): Harish R. Devanagondi, et al. Atty. Docket No.: 23019-07337 FIG. 4A Sheet 4 of 16 400 Prepend a system 402 header to a packet. Generate slice correlation data Assign a packet 420 structure for packet. identifier to the packet. 404 Segment the packet into Enter the slices of the cell(s). packet as a single queue 406 entry into a queue based on the slice correlation Distribute the cell(s) of 421 data structure. the packet in one or more packet slices. 407 Identify header cell(s) Determine destination that may be padded. 408 slice across the switch 422 fabric for each packet slice in accordance with load balancing criteria. Perform lookup functions. 410 Communicate change in Send a dequeue 414 the amount of data in message for the packet. the effected header. 424 Store the cell(s) of each packet slice. Retrieve each slice of 416 the packet identified in 426 each packet. Correlate the buffers of 418 each packet slice via buffer correlation data structure. Send each slice to its


destination slice.


428


Express Mail Label No. EV 338300952 US Title: Multi-Slice Network Processor

FIG. 4B










Sheet 8 of 16





Express Mail Label No. EV 338300952 US Title: Multi-Slice Network Processor Inventor(s): Harish R. Devanagondi, et al. 800 Atty. Docket No.: 23019-07337 Sheet 9 of 16 Receive channel number in dequeue message. 802 current buffer = first buffer in the slice. counter = 0. 815 816 For counter = 0 to destination cycle range destination slice index = (channel number + destination step value) 806 modulo (number of processing slices). Assign current buffer to destination 808 slice (destination slice index). 810 -812 No Is there a next buffer for End this packet slice? 814 Yes current buffer = next buffer. 818 channel number = (channel number + destination step value) modulo (number of processing slices). 819 counter = counter + 1. 820

End loop.


Express Mail Label No. EV 338300952 US Title: Multi-Slice Network Processor Inventor(s): Harish R. Devanagondi, et al.

Atty. Docket No.: 23019-07337 Sheet 10 of 16






Sheet 12 of 16




Medium Speed to High Speed Example F16.9E

Sheet 13 of 16



P16.96




Atty. Docket No.: 23019-07337


Sheet 15 of 16

Header Expansion on Ingress Store

F16 10A



Header Expansion on Ingress Store with Post Storage Header Delivery




Atty. Docket No.: 23019-07337

Sheet 16 of 16

Cell Sequencing on Egress Store

F16 10C



F16 10D

Cell Sequencing and Elasticity on Egress Retrieve

